

B1
C1

1 1. (Amended) Apparatus for tightly-coupling hardware data encryption functions with
2 software-based protocol decode processing within a pipelined processor of a programmable
3 processing engine in a network switch, the apparatus comprising:
4 an encryption execution unit contained within the pipelined processor; and
5 a software and hardware interface that enables the encryption execution unit to effi-
6 ciently cooperate with resources of the pipelined processor by the pipelined processor exe-
7 cuting opcodes to control the encryption execution unit.

B2
C2

1 10. (Amended) A method for tightly-coupling hardware data encryption functions with
2 software-based protocol decode processing within a pipelined processor of a programmable
3 processing engine in a network switch, the method comprising the steps of:
4 providing an encryption execution unit within the pipelined processor; and
5 selectively accessing the encryption execution unit through an integrated hardware
6 and software interface of the pipelined processor that allows efficient cooperation between
7 the encryption execution unit and resources of the pipelined processor by the pipelined proc-
8 essor executing opcodes to control the encryption execution unit.

B3
C3

1 20. A programmable processing engine of a network switch comprising:
2 an input header buffer;

3 an output header buffer; and

4 a plurality of processing complex elements symmetrically arrayed into rows and col-
5 umns that are embedded between the input header buffer and an output header buffer, each
6 processing complex element comprising a microcontroller core having an encryption tightly
7 coupled state machine (TCSM) unit that is selectively invoked through an integrated hard-
8 ware and software interface of the microcontroller core to allow efficient cooperation be-
9 tween the encryption TCSM unit and data path resources of the microcontroller core by the
10 microcontroller executing opcodes to control the TCSM.

B3C3
cont

1 21. (Amended) A pipelined processor in a network switch, the processor comprising:
2 an ALU internal to the processor responsive to a first set of opcodes;
3 an encryption execution unit internal to the processor having an encryption tightly
4 coupled state machine (TCSM) responsive a second set of opcodes, and protocol processing
5 operations are performed by the ALU and encryption operations are performed by the en-
6 cryptation execution unit in response to said second set of opcodes.

B4
C4

1 27. (Amended) A method for providing encryption functions within a pipelined proc-
2 essor in a network switch, the method comprising the steps of:
3 associating a first set of opcodes with an ALU internal to the processor;

B4
B4
Q4

4 associating a second set of opcodes with an encryption execution unit internal to the
5 processor having an encryption tightly coupled state machine (TCSM), and protocol proc-
6 essing operations are performed by the ALU and encryption operations are performed by the
7 encryption execution unit in response to said second set of opcodes.

B5
1 32. (Amended) The method of Claim 27, further comprising the steps of:
2 performing a DES function in response to execution of a third instruction
3 having a field containing an encryption opcode that specifies loading plaintext and initialing
4 the DES operations.

REMARKS

This Amendment is filed in response to the Office Action mailed on July 22, 2002,
and with the Continuing Prosecution Application (CPA) filed herewith. All objections and
rejections are respectfully traversed.

Claims 1-34 are in the case.